11 Appendix A4Figure A4.1 State diagram for single/multiple‐pulse generator with memory FS...Listing A4.1 Single‐pulse multi‐pulse generator.Listing A4.2 The test bench module.Figure A4.2 Verilog HDL simulation of its operation as Listing A4.2.Listing A4.3 Memory tester ‐ behavioural mode.Figure A4.3 Verilog HDL simulation of Listing A4.3.
12 Appendix A5Figure A5.1 Diagram of the system for the programmable FSM.Figure A5.2 The parallel loading up counter and its inputs and outputs.Figure A5.3 The operation of an eight‐input multiplexer.Figure A5.4 The operation of an eight‐bit memory device.Figure A5.5 The instruction set for the programmable FSM.Figure A5.6 Shows how the IBF instruction can be implemented.Figure A5.7 Example of a single‐pulse FSM using the instruction set.Figure A5.8 The main circuit diagram for the programmable single‐pulse FSM....Figure A5.9 The state diagram for the motor with fault programmable FSM with...Figure A5.10 Main circuit diagram for the programmable motor with fault FSM....Figure A5.11 The program sequence for the motor with fault FSM.
13 Appendix A6Figure A6.1 The m and s waveforms produced by the optical detector. Source : ...Figure A6.2 State diagram for the rotational detector FSM. Source : D. Zissos...Figure A6.3 Circuit for the Logisim rotational detector – note sub‐circuit f...Figure A6.4 Circuit for Logisim m and s optical detectorFigure A6.5 Alternative state diagram for the rotational detector.
1 Cover Page
2 Title Page
3 Copyright Page
4 Preface
5 Acknowledgements
6 About the Companion Website
7 Guide to Supplementary Resources
8 Table of Contents
9 Begin Reading
10 Appendix A1: Boolean Algebra
11 Appendix A2: Use of Verilog HDL and Logisim to FSM
12 Appendix A3: Counters, Shift Registers, Input, and Output with an FSM
13 Appendix A4: Digital System Design using FSMs
14 Appendix A5: Programming a Finite State Machine
15 Appendix A6: The Rotational Detector Using Logisim Simulator with Sub‐Circuits
16 Bibliography
17 Index
18 Wiley End User License Agreement
1 iii
2 iv
3 viii
4 ix
5 x
6 xi
7 xii
8 1
9 2
10 3
11 4
12 5
13 6
14 7
15 8
16 9
17 10
18 11
19 12
20 13
21 14
22 15
23 16
24 17
25 18
26 19
27 20
28 21
29 22
30 23
31 25
32 26
33 27
34 28
35 29
36 30
37 31
38 32
39 33
40 34
41 35
42 36
43 37
44 38
45 39
46 40
47 41
48 42
49 43
50 44
51 45
52 46
53 47
54 48
55 49
56 50
57 51
58 52
59 53
60 54
61 55
62 56
63 57
64 58
65 59
66 60
67 61
68 62
69 63
70 64
71 65
72 66
73 67
74 68
75 69
76 70
77 71
78 72
79 73
80 74
81 75
82 76
83 77
84 78
85 79
86 80
87 81
88 82
89 83
90 84
91 85
92 86
93 87
94 88
95 89
96 90
97 91
98 92
99 93
100 94
101 95
102 97
103 98
104 99
105 100
106 101
107 102
108 103
109 104
110 105
111 106
112 107
113 108
114 109
115 110
116 111
117 112
118 113
119 114
120 115
121 116
122 117
123 118
124 119
125 120
126 121
127 122
128 123
129 124
130 125
131 126
132 127
133 128
134 129
135 130
136 131
137 132
138 133
139 134
140 135
141 136
142 137
143 138
144 139
145 140
146 141
147 142
148 143
149 144
150 145
151 146
152 147
153 148
154 149
155 150
156 151
157 152
158 153
159 154
160 155
161 156
162 157
163 158
164 159
165 160
166 161
167 162
168 163
169 164
170 165
171 166
172 167
173 168
174 169
175 170
176 171
177 172
178 173
179 174
180 175
181 176
182 177
183 179
184 180
185 181
186 182
187 183
188 184
189 185
190 186
191 187
192 188
193 189
194 190
195 191
196 192
197 193
198 194
199 195
200 197
201 198
202 199
203 200
204 201
205 202
206 203
207 204
208 205
209 206
210 207
211 208
212 209
213 210
214 211
215 212
216 213
217 214
218 215
219 216
220 217
221 218
222 219
223 220
224 221
225 222
226 223
227 224
228 225
229 226
230 227
231 228
232 229
233 230
234 231
235 232
236 233
237 234
238 235
239 236
240 237
241 238
242 239
243 240
244 241
245 242
246 243
247 244
248 245
249 246
250 247
251 248
252 249
253 251
254 252
255 253
256 254
257 255
258 256
259 257
260 258
261 259
262 261
263 262
264 263
265 264
266 265
267 266
268 267
269 268
270 269
271 270
272 271
273 272
274 273
275 274
276 275
277 276
278 277
279 278
280 279
281 280
282 281
283 282
284 283
285 285
286 286
287 287
288 288
289 289
290 290
291 291
292 292
293 293
294 294
295 295
296 296
297 297
298 298
299 299
300 300
301 301
302 302
303 303
304 304
305 305
306 307
307 308
308 309
309 310
310 311
311 312
312 313
313 314
314 315
315 316
316 317
317 318
318 319
319 320
320 321
321 322
322 323
323 324
324 325
325 326
326 327
327 328
328 329
329 330
330 331
331 332
332 333
333 334
334 335
335 336
336 337
337 338
338 339
339 340
340 341
Digital System Design using FSMs
A Practical Learning Approach
Peter D. Minns
Formerly at Northumbria University Newcastle upon Tyne, UK
This edition first published 2021
© 2021 John Wiley & Sons Ltd
All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, except as permitted by law. Advice on how to obtain permission to reuse material from this title is available at http://www.wiley.com/go/permissions.
The right of Peter D. Minns to be identified as the author of this work has been asserted in accordance with law.
Registered Offices John Wiley & Sons, Inc., 111 River Street, Hoboken, NJ 07030, USA John Wiley & Sons Ltd, The Atrium, Southern Gate, Chichester, West Sussex, PO19 8SQ, UK
Читать дальше